分享Intel招intern SVE Engineering Intern (BS Level) 2014【长度=六个月】

avatar 66008
NicklX
5357
2
今天被Linkedin垃圾邮件吵醒

是intel
http://www.linkedin.com/jobs2/view/10108821?trk=rj_em

我只有summer 没有6个月的时间 = = 于是痛哭流涕。
话说要求其实很低,但是,但是:
- Minimum of 3 months experience with Verilog or System Verilog
- Must have minimum GPA of 3.0 and be available to work for at least 6 months
Preferred Qualifications:
- Minimum of 3 months experience using logic analyzers or oscilloscopes

GPA不是问题,但是那个软件(语言?)名字是神马?!
anyway,分享给需要的人。
[align="center"]linkedin.com[/align]
SVE Engineering Intern (BS Level) 2014linkedin.com - US-California, FolsomPosted 3 days ago




Job description

Come intern with Intel's System Validation Grroup( SVE). Our Validation Logic Design team develops I/O device controllers that stretch the limits of I/O protocols like next-generation versions of USB and PCI-express. Our device controllers are used to test upcoming products that implement new I/O specs. You will work closely with design engineers to develop and test new I/O device controllers and debug issues reported by customers.

Responsibilities may be quite diverse in a technical nature and will vary significantly depending on the unique needs of the role, U.S. experience and education requirements. Job assignments may be for the summer or for short periods throughout the school year.

The ideal candidate should exhibit the following behavioral traits:
- Problem-solving skills
- Ability to multitask
- Strong written and verbal communication skills
- Ability to work in a dynamic and team oriented environment
Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.

Minimum Qualifications:
- Must be pursuing a BS in Electrical Engineering, Computer Engineering, Computer Science or other science/engineering related field
- At the BS level only, must have the unrestricted right to work in the US without requiring sponsorship
- Minimum of 3 months experience with software/programming languages (i.e. C, C++, Perl, Python, Java, etc.)
- Minimum of 3 months experience with Verilog or System Verilog
- Must have minimum GPA of 3.0 and be available to work for at least 6 months
Preferred Qualifications:
- Minimum of 3 months experience using logic analyzers or oscilloscopes




About this companylinkedin.com
Creating and extending computing technology to connect and enrich the lives of every person on Earth--that's our vision, is it yours? We are changing the world at Intel. Through our technical innovation, our endless efforts in education, environmental sustainability, healthcare, and much, much more.

The range of computing products based on Intel® architecture goes beyond PCs and servers and extends to phones, tablets, consumer electronics devices, and more. We are the world's largest semiconductor chip maker, based on revenue. Platforms are designed and configured to work together to provide an optimized user computing solution--one that is seamless, connected and puts the user at the center.

Step inside our world and you’ll find one brilliant mind after another working together in a spirit of collaboration that is simply contagious. And through this shared dedication—this culture of innovation and exploration—we do more than deliver the latest technologies. We deliver the future. See for yourself. Look Inside.

Recent Updates
  • linkedin.com
    Incredible is the best way to describe the Maker culture. Here are 10 of our picks, what are yours? linkedin.com[align="left"][float="left"]linkedin.com[/float][/align]linkedin.com
    [float="left"]linkedin.com[/float]

    DIY + Technology + Creativity. People can do SUCH COOL THINGS. ..





  • linkedin.com
    Are you an engineer who wants to move into a manager role? Do you have broad APR design and verification experience? Then this might be a fit for you. We're looking for a Atom CPU Physical Design Integration Manager! linkedin.com[align="left"][float="left"]linkedin.com[/float][/align]linkedin.com
    [float="left"]linkedin.com[/float]

    Become a key member of a team participating in the design of ATOM CPUs. We are looking for a talented individual to manage a high performing team in the physical design of highly complex blocks from synthesis through post-layout verification&tapeout.











Other jobs at Intellinkedin.com

  • 1
置顶回复
收起
avatar 766
Dincyfeng
学EE的刚开始最好不要做SVE,学到的东西比较有限,方向比较窄
avatar 44419
Emmon1990
Intel的夏季实习不招没绿卡的人,而且拿job posting来发“我这里要招人” 不符合要求吧,,你这也太误导了
大米 1
1
admit+1补充一句Intel lab招国际学生
2条回复